Electrical Rules Check Report

Class	Document	Message
Warning	Top.SchDoc	Nets Wire +5V has multiple names (Port +5V, Port VBUS, Power Object +5V (9), Power Object VBUS (3), Sheet Entry PICO2-VBUS(Passive), Sheet Entry USB Hub-+5V(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_0 has multiple names (Net Label CHAN_0 (4), Port CHANNELS.0 (2), Sheet Entry DIGITAL IO-CHANNELS.0(Passive), Sheet Entry PICO2-CHANNELS.0(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_1 has multiple names (Net Label CHAN_1 (4), Port CHANNELS.1 (2), Sheet Entry DIGITAL IO-CHANNELS.1(Passive), Sheet Entry PICO2-CHANNELS.1(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_2 has multiple names (Net Label CHAN_2 (4), Port CHANNELS.2 (2), Sheet Entry DIGITAL IO-CHANNELS.2(Passive), Sheet Entry PICO2-CHANNELS.2(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_3 has multiple names (Net Label CHAN_3 (4), Port CHANNELS.3 (2), Sheet Entry DIGITAL IO-CHANNELS.3(Passive), Sheet Entry PICO2-CHANNELS.3(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_4 has multiple names (Net Label CHAN_4 (4), Port CHANNELS.4 (2), Sheet Entry DIGITAL IO-CHANNELS.4(Passive), Sheet Entry PICO2-CHANNELS.4(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_5 has multiple names (Net Label CHAN_5 (4), Port CHANNELS.5 (2), Sheet Entry DIGITAL IO-CHANNELS.5(Passive), Sheet Entry PICO2-CHANNELS.5(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_6 has multiple names (Net Label CHAN_6 (4), Port CHANNELS.6 (2), Sheet Entry DIGITAL IO-CHANNELS.6(Passive), Sheet Entry PICO2-CHANNELS.6(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_7 has multiple names (Net Label CHAN_7 (4), Port CHANNELS.7 (2), Sheet Entry DIGITAL IO-CHANNELS.7(Passive), Sheet Entry PICO2-CHANNELS.7(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_8 has multiple names (Net Label CHAN_8 (4), Port CHANNELS.8 (2), Sheet Entry DIGITAL IO-CHANNELS.8(Passive), Sheet Entry PICO2-CHANNELS.8(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_9 has multiple names (Net Label CHAN_9 (4), Port CHANNELS.9 (2), Sheet Entry DIGITAL IO-CHANNELS.9(Passive), Sheet Entry PICO2-CHANNELS.9(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_10 has multiple names (Net Label CHAN_10 (4), Port CHANNELS.10 (2), Sheet Entry DIGITAL IO-CHANNELS.10(Passive), Sheet Entry PICO2-CHANNELS.10(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_11 has multiple names (Net Label CHAN_11 (4), Port CHANNELS.11 (2), Sheet Entry DIGITAL IO-CHANNELS.11(Passive), Sheet Entry PICO2-CHANNELS.11(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_12 has multiple names (Net Label CHAN_12 (4), Port CHANNELS.12 (2), Sheet Entry DIGITAL IO-CHANNELS.12(Passive), Sheet Entry PICO2-CHANNELS.12(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_13 has multiple names (Net Label CHAN_13 (4), Port CHANNELS.13 (2), Sheet Entry DIGITAL IO-CHANNELS.13(Passive), Sheet Entry PICO2-CHANNELS.13(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_14 has multiple names (Net Label CHAN_14 (4), Port CHANNELS.14 (2), Sheet Entry DIGITAL IO-CHANNELS.14(Passive), Sheet Entry PICO2-CHANNELS.14(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_15 has multiple names (Net Label CHAN_15 (4), Port CHANNELS.15 (2), Sheet Entry DIGITAL IO-CHANNELS.15(Passive), Sheet Entry PICO2-CHANNELS.15(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_16 has multiple names (Net Label CHAN_16 (4), Port CHANNELS.16 (2), Sheet Entry DIGITAL IO-CHANNELS.16(Passive), Sheet Entry PICO2-CHANNELS.16(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_17 has multiple names (Net Label CHAN_17 (4), Port CHANNELS.17 (2), Sheet Entry DIGITAL IO-CHANNELS.17(Passive), Sheet Entry PICO2-CHANNELS.17(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_18 has multiple names (Net Label CHAN_18 (4), Port CHANNELS.18 (2), Sheet Entry DIGITAL IO-CHANNELS.18(Passive), Sheet Entry PICO2-CHANNELS.18(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_19 has multiple names (Net Label CHAN_19 (4), Port CHANNELS.19 (2), Sheet Entry DIGITAL IO-CHANNELS.19(Passive), Sheet Entry PICO2-CHANNELS.19(Passive))

Class	Document	Message
Warning	Top.SchDoc	Nets Wire CHAN_20 has multiple names (Net Label CHAN_20 (4), Port CHANNELS.20 (2), Sheet Entry DIGITAL IO-CHANNELS.20(Passive), Sheet Entry PICO2-CHANNELS.20(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_21 has multiple names (Net Label CHAN_21 (4), Port CHANNELS.21 (2), Sheet Entry DIGITAL IO-CHANNELS.21(Passive), Sheet Entry PICO2-CHANNELS.21(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_22 has multiple names (Net Label CHAN_22 (4), Port CHANNELS.22 (2), Sheet Entry DIGITAL IO-CHANNELS.22(Passive), Sheet Entry PICO2-CHANNELS.22(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_23 has multiple names (Net Label CHAN_23 (4), Port CHANNELS.23 (2), Sheet Entry DIGITAL IO-CHANNELS.23(Passive), Sheet Entry PICO2-CHANNELS.23(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_24 has multiple names (Net Label CHAN_24 (4), Port CHANNELS.24 (2), Sheet Entry DIGITAL IO-CHANNELS.24(Passive), Sheet Entry PICO2-CHANNELS.24(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_25 has multiple names (Net Label CHAN_25 (4), Port CHANNELS.25 (2), Sheet Entry DIGITAL IO-CHANNELS.25(Passive), Sheet Entry PICO2-CHANNELS.25(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_26 has multiple names (Net Label CHAN_26 (4), Port CHANNELS.26 (2), Sheet Entry DIGITAL IO-CHANNELS.26(Passive), Sheet Entry PICO2-CHANNELS.26(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_27 has multiple names (Net Label CHAN_27 (4), Port CHANNELS.27 (2), Sheet Entry DIGITAL IO-CHANNELS.27(Passive), Sheet Entry PICO2-CHANNELS.27(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_28 has multiple names (Net Label CHAN_28 (4), Port CHANNELS.28 (2), Sheet Entry DIGITAL IO-CHANNELS.28(Passive), Sheet Entry PICO2-CHANNELS.28(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_29 has multiple names (Net Label CHAN_29 (4), Port CHANNELS.29 (2), Sheet Entry DIGITAL IO-CHANNELS.29(Passive), Sheet Entry PICO2-CHANNELS.29(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_30 has multiple names (Net Label CHAN_30 (4), Port CHANNELS.30 (2), Sheet Entry DIGITAL IO-CHANNELS.30(Passive), Sheet Entry PICO2-CHANNELS.30(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_31 has multiple names (Net Label CHAN_31 (4), Port CHANNELS.31 (2), Sheet Entry DIGITAL IO-CHANNELS.31(Passive), Sheet Entry PICO2-CHANNELS.31(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_32 has multiple names (Net Label CHAN_32 (4), Port CHANNELS.32 (2), Sheet Entry DIGITAL IO-CHANNELS.32(Passive), Sheet Entry PICO2-CHANNELS.32(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_33 has multiple names (Net Label CHAN_33 (4), Port CHANNELS.33 (2), Sheet Entry DIGITAL IO-CHANNELS.33(Passive), Sheet Entry PICO2-CHANNELS.33(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_34 has multiple names (Net Label CHAN_34 (4), Port CHANNELS.34 (2), Sheet Entry DIGITAL IO-CHANNELS.34(Passive), Sheet Entry PICO2-CHANNELS.34(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_35 has multiple names (Net Label CHAN_35 (4), Port CHANNELS.35 (2), Sheet Entry DIGITAL IO-CHANNELS.35(Passive), Sheet Entry PICO2-CHANNELS.35(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_36 has multiple names (Net Label CHAN_36 (4), Port CHANNELS.36 (2), Sheet Entry DIGITAL IO-CHANNELS.36(Passive), Sheet Entry PICO2-CHANNELS.36(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_37 has multiple names (Net Label CHAN_37 (4), Port CHANNELS.37 (2), Sheet Entry DIGITAL IO-CHANNELS.37(Passive), Sheet Entry PICO2-CHANNELS.37(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_38 has multiple names (Net Label CHAN_38 (4), Port CHANNELS.38 (2), Sheet Entry DIGITAL IO-CHANNELS.38(Passive), Sheet Entry PICO2-CHANNELS.38(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_39 has multiple names (Net Label CHAN_39 (4), Port CHANNELS.39 (2), Sheet Entry DIGITAL IO-CHANNELS.39(Passive), Sheet Entry PICO2-CHANNELS.39(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_40 has multiple names (Net Label CHAN_40 (4), Port CHANNELS.40 (2), Sheet Entry DIGITAL IO-CHANNELS.40(Passive), Sheet Entry PICO2-CHANNELS.40(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_41 has multiple names (Net Label CHAN_41 (4), Port CHANNELS.41 (2), Sheet Entry DIGITAL IO-CHANNELS.41(Passive), Sheet Entry PICO2-CHANNELS.41(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_42 has multiple names (Net Label CHAN_42 (4), Port CHANNELS.42 (2), Sheet Entry DIGITAL

Class	Document	Message
		IO-CHANNELS.42(Passive), Sheet Entry PICO2-CHANNELS.42(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_43 has multiple names (Net Label CHAN_43 (4), Port CHANNELS.43 (2), Sheet Entry DIGITAL IO-CHANNELS.43(Passive), Sheet Entry PICO2-CHANNELS.43(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_44 has multiple names (Net Label CHAN_44 (4), Port CHANNELS.44 (2), Sheet Entry DIGITAL IO-CHANNELS.44(Passive), Sheet Entry PICO2-CHANNELS.44(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_45 has multiple names (Net Label CHAN_45 (4), Port CHANNELS.45 (2), Sheet Entry DIGITAL IO-CHANNELS.45(Passive), Sheet Entry PICO2-CHANNELS.45(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_46 has multiple names (Net Label CHAN_46 (4), Port CHANNELS.46 (2), Sheet Entry DIGITAL IO-CHANNELS.46(Passive), Sheet Entry PICO2-CHANNELS.46(Passive))
Warning	Top.SchDoc	Nets Wire CHAN_47 has multiple names (Net Label CHAN_47 (4), Port CHANNELS.47 (2), Sheet Entry DIGITAL IO-CHANNELS.47(Passive), Sheet Entry PICO2-CHANNELS.47(Passive))
Warning	Top.SchDoc	Nets Wire DS1_N has multiple names (Net Label DS1_N, Net Label USB1_N (2), Port USB DS Ports.DS_1_N, Port USB.USB1_N, Sheet Entry PICO2-USB.USB1_N(Passive), Sheet Entry USB Hub-USB DS Ports.DS_1_N(Passive))
Warning	Top.SchDoc	Nets Wire DS1_P has multiple names (Net Label DS1_P, Net Label USB1_P (2), Port USB DS Ports.DS_1_P, Port USB.USB1_P, Sheet Entry PICO2-USB.USB1_P(Passive), Sheet Entry USB Hub-USB DS Ports.DS_1_P(Passive))
Warning	Top.SchDoc	Nets Wire DS2_N has multiple names (Net Label DS2_N, Port USB DS Ports.DS_2_N, Sheet Entry USB Hub-USB DS Ports.DS_2_N(Passiv e))
Warning	Top.SchDoc	Nets Wire DS2_P has multiple names (Net Label DS2_P, Port USB DS Ports.DS_2_P, Sheet Entry USB Hub-USB DS Ports.DS_2_P(Passiv e))
Warning	Top.SchDoc	Nets Wire DS3_N has multiple names (Net Label DS3_N, Port USB DS Ports.DS_3_N, Sheet Entry USB Hub-USB DS Ports.DS_3_N(Passiv e))
Warning	Top.SchDoc	Nets Wire DS3_P has multiple names (Net Label DS3_P, Port USB DS Ports.DS_3_P, Sheet Entry USB Hub-USB DS Ports.DS_3_P(Passiv e))
Warning	Top.SchDoc	Nets Wire DS4_N has multiple names (Net Label DS4_N, Net Label USB2_N (2), Port USB DS Ports.DS_4_N, Port USB.USB2_N, Sheet Entry PICO2-USB.USB2_N(Passive), Sheet Entry USB Hub-USB DS Ports.DS_4_N(Passive))
Warning	Top.SchDoc	Nets Wire DS4_P has multiple names (Net Label DS4_P, Net Label USB2_P (2), Port USB DS Ports.DS_4_P, Port USB.USB2_P, Sheet Entry PICO2-USB.USB2_P(Passive), Sheet Entry USB Hub-USB DS Ports.DS_4_P(Passive))
Warning	Top.SchDoc	Nets Wire ExtTrig1 has multiple names (Net Label ExtTrig1, Net Label TrigS1 (2), Port ExtTrig1, Sheet Entry PICO2-ExtTrig1(Passive))
Warning	Top.SchDoc	Nets Wire ExtTrig2 has multiple names (Net Label ExtTrig2, Net Label TrigS2 (2), Port ExtTrig2, Sheet Entry PICO2-ExtTrig2(Passive))

Design Rules Verification Report

Filename : Z:\Altium\0013 - 48ch PICO2 LA\175-00334-B.PcbDoc

Warnings 0
Rule Violations 0
Waived Violations 48

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.125mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.15mm) (Max=10mm) (Preferred=0.15mm) (All)	0
Minimum Annular Ring (Minimum=0.15mm) (((ObjectKind = 'Pad') OR (ObjectKind = 'Via')) And (Layer = 'MultiLayer')	0
Minimum Annular Ring (Minimum=0.175mm) (((ObjectKind = 'Pad') OR (ObjectKind = 'Via')) And (Layer = 'MultiLayer')	0
Hole Size Constraint (Min=0.25mm) (Max=6mm) (All)	0
Hole To Hole Clearance (Gap=0.2mm) (IsVia),(IsVia)	0
Hole To Hole Clearance (Gap=0.45mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.1mm) (All),(not (HasFootprint('Cypress QFN50P500X500X80_HS-29N') or	0
Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)	0
Silk to Silk (Clearance=0.2mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Board Clearance Constraint (Gap=0mm) (All)	0
Length Constraint (Min=66.1mm) (Max=66.3mm) (InNet('CHAN_12'))	0
Length Constraint (Min=67.5mm) (Max=67.7mm) (InNet('CHAN_15'))	0
Length Constraint (Min=63.4mm) (Max=63.6mm) (InNet('CHAN_13'))	0
Length Constraint (Min=64.8mm) (Max=65mm) (InNet('CHAN_14'))	0
Length Constraint (Min=79.3mm) (Max=79.5mm) (InNet('CHAN_4'))	0
Length Constraint (Min=81.3mm) (Max=81.5mm) (InNet('CHAN_22'))	0
Length Constraint (Min=78.9mm) (Max=79.1mm) (InNet('CHAN_8'))	0
Length Constraint (Min=79.1mm) (Max=79.3mm) (InNet('CHAN_19'))	0
Length Constraint (Min=81.5mm) (Max=81.7mm) (InNet('CHAN_5'))	0
Length Constraint (Min=82.2mm) (Max=82.4mm) (InNet('CHAN_21'))	0
Length Constraint (Min=82mm) (Max=82.2mm) (InNet('CHAN_7'))	0
Length Constraint (Min=81.9mm) (Max=82.1mm) (InNet('CHAN_20'))	0
Length Constraint (Min=82.1mm) (Max=82.3mm) (InNet('CHAN_6'))	0
Length Constraint (Min=77mm) (Max=77.2mm) (InNet('CHAN_18'))	0
Length Constraint (Min=72.7mm) (Max=72.9mm) (InNet('CHAN_16'))	0
Length Constraint (Min=74.6mm) (Max=74.8mm) (InNet('CHAN_3'))	0
Length Constraint (Min=72.5mm) (Max=72.7mm) (InNet('CHAN_2'))	0
Length Constraint (Min=71.3mm) (Max=71.5mm) (InNet('CHAN_11'))	0
Length Constraint (Min=71mm) (Max=71.2mm) (InNet('CHAN_1'))	0
Length Constraint (Min=76.8mm) (Max=77mm) (InNet('CHAN_9'))	0
Length Constraint (Min=76.7mm) (Max=76.9mm) (InNet('CHAN_23'))	0

Rule Violations	
Length Constraint (Min=74.8mm) (Max=75mm) (InNet('CHAN_17'))	0
Length Constraint (Min=74mm) (Max=74.2mm) (InNet('CHAN_10'))	0
Height Constraint (Min=0mm) (Max=25mm) (Prefered=12.5mm) (All)	0
Silk primitive without silk layer	0
Total	0

Waived Violations	
Hole To Hole Clearance (Gap=0.45mm) (All),(All)	48
Total	48

Hole To Hole Clearance (Gap=0.45mm) (All),(All)
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH1-1(0mm,71.8mm) on Multi-Layer And Via (0mm,69.734mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH1-1(0mm,71.8mm) on Multi-Layer And Via (0mm,73.866mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH1-1(0mm,71.8mm) on Multi-Layer And Via (1.461mm,70.339mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH1-1(0mm,71.8mm) on Multi-Layer And Via (-1.461mm,70.339mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH1-1(0mm,71.8mm) on Multi-Layer And Via (1.461mm,73.261mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH1-1(0mm,71.8mm) on Multi-Layer And Via (-1.461mm,73.261mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH1-1(0mm,71.8mm) on Multi-Layer And Via (2.066mm,71.8mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH1-1(0mm,71.8mm) on Multi-Layer And Via (-2.066mm,71.8mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH2-1(0mm,0mm) on Multi-Layer And Via (0mm,2.066mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH2-1(0mm,0mm) on Multi-Layer And Via (0mm,-2.066mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH2-1(0mm,0mm) on Multi-Layer And Via (1.461mm,1.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH2-1(0mm,0mm) on Multi-Layer And Via (1.461mm,-1.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH2-1(0mm,0mm) on Multi-Layer And Via (-1.461mm,1.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH2-1(0mm,0mm) on Multi-Layer And Via (-1.461mm,-1.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH2-1(0mm,0mm) on Multi-Layer And Via (2.066mm,0mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH2-1(0mm,0mm) on Multi-Layer And Via (-2.066mm,0mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH3-1(75.8mm,0mm) on Multi-Layer And Via (73.734mm,0mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH3-1(75.8mm,0mm) on Multi-Layer And Via (74.339mm,1.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH3-1(75.8mm,0mm) on Multi-Layer And Via (74.339mm,-1.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH3-1(75.8mm,0mm) on Multi-Layer And Via (75.8mm,2.066mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH3-1(75.8mm,0mm) on Multi-Layer And Via (75.8mm,-2.066mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH3-1(75.8mm,0mm) on Multi-Layer And Via (77.261mm,1.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH3-1(75.8mm,0mm) on Multi-Layer And Via (77.261mm,-1.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH3-1(75.8mm,0mm) on Multi-Layer And Via (77.866mm,0mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH4-1(75.8mm,71.8mm) on Multi-Layer And Via (73.734mm,71.8mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH4-1(75.8mm,71.8mm) on Multi-Layer And Via (74.339mm,70.339mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH4-1(75.8mm,71.8mm) on Multi-Layer And Via (74.339mm,73.261mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH4-1(75.8mm,71.8mm) on Multi-Layer And Via (75.8mm,69.734mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH4-1(75.8mm,71.8mm) on Multi-Layer And Via (75.8mm,73.866mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH4-1(75.8mm,71.8mm) on Multi-Layer And Via (77.261mm,70.339mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH4-1(75.8mm,71.8mm) on Multi-Layer And Via (77.261mm,73.261mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH4-1(75.8mm,71.8mm) on Multi-Layer And Via (77.866mm,71.8mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH5-1(38mm,56mm) on Multi-Layer And Via (35.934mm,56mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH5-1(38mm,56mm) on Multi-Layer And Via (36.539mm,54.539mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH5-1(38mm,56mm) on Multi-Layer And Via (36.539mm,57.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH5-1(38mm,56mm) on Multi-Layer And Via (38mm,53.934mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23

Hole To Hole Clearance (Gap=0.45mm) (All),(All)
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH5-1(38mm,56mm) on Multi-Layer And Via (38mm,58.066mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH5-1(38mm,56mm) on Multi-Layer And Via (39.461mm,54.539mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH5-1(38mm,56mm) on Multi-Layer And Via (39.461mm,57.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH5-1(38mm,56mm) on Multi-Layer And Via (40.066mm,56mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH6-1(42mm,8mm) on Multi-Layer And Via (39.934mm,8mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH6-1(42mm,8mm) on Multi-Layer And Via (40.539mm,6.539mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH6-1(42mm,8mm) on Multi-Layer And Via (40.539mm,9.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH6-1(42mm,8mm) on Multi-Layer And Via (42mm,10.066mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH6-1(42mm,8mm) on Multi-Layer And Via (42mm,5.934mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH6-1(42mm,8mm) on Multi-Layer And Via (43.461mm,6.539mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH6-1(42mm,8mm) on Multi-Layer And Via (43.461mm,9.461mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23
Hole To Hole Clearance Constraint: (0.441mm < 0.45mm) Between Pad FH6-1(42mm,8mm) on Multi-Layer And Via (44.066mm,8mm) from L1 to L4 Waived by Robert Beattie at 25/02/2026 20:04:23